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Abstract: This paper addresses the generation of enhanced behavioral models for digital IC buffers. The proposed
models can reproduce the behavior of real devices also for large fluctuations of the power supply voltage. The models
can be easily estimated from port transient responses and can be effectively implemented in any commercial tool as
SPICE subcircuits or VHDL-AMS descriptions.
1 Introduction
Nowadays, the models of 1/0 buffers of digital Integrated Circuits (ICs) are a key resource for the simulation of the
signal integrity and electromagnetic compatibility effects of digital circuits.
Buffer macromodels are usually based on simplified equivalent circuits and the Input Output Buffer Information
Specification (IBIS) [1]. Models based on IBIS data established as a standard widely used, are supported by manu-
facturers and accepted by most Electronic Design Automation (EDA) tools. Recently, other approaches to IC buffer
macromodels, that supplement the IBIS resource and provide improved accuracy, have been proposed [2, 3, 6]. These
approaches are based on system identification methods and parametric relations. They exploit a mathematical descrip-
tion of current and voltage evolution at the buffer port, possibly reproducing complicated dynamic nonlinear behaviors
of the modeled devices. Of course, macromodels obtained by these parametric approaches remain almost as efficient
as macromodels based on IBIS data and can be easily included in EDA tools as SPICE subcircuits or VHDL-AMS
descriptions.
This paper is aimed at extending the modeling domain of both types of buffer macromodels. Present macromodels,
either parametric or based on simplified equivalents, can allow only for limited variations of the power supply voltage,
on the order of 10 - 15% of the nominal power supply voltage. For usual simulation problems, this limitation does not
affect the accuracy of predictions. In fact, most application exploit single dye ICs and Printed Circuit Boards (PCBs)
with decoupling caps and power planes that ensure small variations of the supply voltage. On the other hand, recent
applications, like the stacked System in Package (SiP) devices, suffer from larger variation of the supply voltage and
demand for buffer macromodels allowing for such large variations.
An example of the effects of supply voltage variations on macromodel accuracy is given in Fig. 1. The waveforms
of this Figure are the responses of the buffer output and supply pin voltages for a device sending a pseudo-random
bit sequence on a PCB interconnect. The solid line curves are the reference responses obtained by using a detailed
device-level model of the buffer, whereas the dashed ones are the responses predicted by a state-of-the-art model of the
buffer [2]. The current absorption and the impedance of the power supply network of this example are such that the
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Figure 1: Output and supply port voltage waveforms (v(t) and Vdd(t), respectively) for the port of a digital IC ener-
gized by a real power supply network and driving a PCB interconnect (see text). Solid lines: reference; dashed lines:
macromodel [2].
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supply voltage fluctuations are on the order of 40% of nominal power supply voltage. The response predicted by the
model is affected by significant distortion and a timing error as large as the 10% of the bit time, thereby proving that so
large variations of the supply voltage are outside the validity domain of the model.
Recently, preliminary studies on the extension of the current models based on IBIS to account for the large fluctua-
tion of the supply voltage have been reported by ST microelectronics and Intel. A proposal based on these studies, that
is named "Gate Modulation Effect", is currently in the evaluation process for its possible inclusion in the next version
of the IBIS specification. More details can be found in the Buffer Issue Resolution Documents (BIRDs) [4, 5]. Here
we elaborate on these results to achieve the required modeling domain extension.
2 IC buffer models
This Section briefly reviews the structure of macromodels for IC output buffers. For the sake of simplicity, the
discussion is based on the output buffer of a single-ended device, whose structure is shown in Fig. 2. State-of-the-art
macromodels for this structure are based on the following two-piece relation [1, 2]
idd (t)
i(t) =WH(H(V(t),iVdd(t)Id/dt) VDD o. VDDQ
+ WL(t)iL(V(t), Vdd(t), d/dt) Vdd
where iH and iL are submodels accounting logic ( dd()010011... 0. o-- + P E0 9 0X-Xtt;XV--0j:tt;for the device behavior in the logic high and core )
low state, respectively, and the time-varying vg(t) 1' v(t) t
functions WH (t) and WL (t) provide the tran- I
sition between the two submodels, i.e., the vss o
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switching between the two logic states. A
similar equation holds for the power supply Figure 2: Structure of the output buffer of a digital integrated circuit
current idd. Submodels iH and iL can be ob- with its relevant electrical variables. The bold triangle symbol indicates
tained from either simplified equivalent cir- the last inverter stage and vg its input voltage.
cuit representations (e.g., see IBIS [1]) or
identification methods and parametric relations [2].
Present models (like the one used in the example of Fig. 1) are based on the simplifying assumption that the varia-
tions of the supply voltage are small. With this assumption, the weighting functions WH (t) and WL (t) are independent
of the Vdd variable and the static characteristics of submodels iH and iL are those holding for the nominal value of Vdd-
3 Extended IC buffer models
This Section extends the basic model structure (1) to account for the large variations of the power supply voltage
Vdd. For conciseness, the analysis focuses on models based on parametric relations only, as discussed in [2], where the
submodels iH and iL are splitted into the sum of a static and a dynamic contribution (see the Appendix of [3]). The
argument developed here, however, can be applied to any macromodel based on equation (1). The splitted structure for
the submodel iH writes
iH(t) - isH(Vdd (t)V (t)0) + idH(V(t))) Vdd(t), d/dt) (2)
where isH is the static surface of the output current of the buffer at high output state and idH is a parametric model
accounting for the nonlinear dynamic behavior of the output current. A similar equation holds for iL (t).
The extension of macromodels is illustrated for an example device that is a 8-bit bus transceiver with four indepen-
dent buffers (model name SN74ALVCH16973, power supply voltage VDDQ = 2.5 V). The reference responses of this
device are obtained by its HSPICE device-level model and are used for both the estimation of the parameters of our
macromodel and for the assessment of its performance.
The static output characteristics of the example buffer are plotted in Fig. 3 for both logic states and for different Vdd
values. In this Figure, Vdd is varied within the range [-30%,+30%] of VDDQ. Present models use isH = tsH (Vdd - v)
and isL - isH (v), where i,H and iSL are the static characteristics of the output port current at high and low logic state
for the nominal power supply voltage VDDQ- In other words, present models identify isH and isL with the solid thick
curves of Fig. 3, that is a rough approximation when the supply voltage variation is large. The proposal of [5] suggests
to approximate the complete output port current surface by means of the following formula
i siH(v, Vdd) - a (Vdd) *isH(Vdd - V)
isL (V, Vdd) - 3(Vdd) *isL (V)
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where coefficients a and : account for the variation of the supply voltage Vdd and are computed by matching the
approximation to the actual surface for v = 0 and v = VDDQ (see the vertical gray lines of Fig. 3).
It is worth noting that, as any approximation defined along a line, this approximation is exact at v - 0 and v
VDDQ only. In actual operation, however, the domain of the output characteristic explored by i and v variables does
not concentrate on v = 0 and v = VDDQ, because i and v keep close to the buffer load lines. This property is
demonstrated in Fig. 4, where some typical i(t) and v(t) trajectories are drawn on the static curves of Fig. 3. The
plotted trajectories are obtained from the responses of the example device driving a transmission line with characteristic
impedance Z0 = 50 Q . The trajectories develop along the load lines of the transmission line (gray straight lines of
Fig. 4) and v(t) is hardly close to the supply rails shown in Fig. 3. In order to account for this effect, we use (3) with a
and /3 coefficients computed by matching the approximation and the real surface on the load lines of Fig. 4.
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Figure 3: Solid-thick lines: DC output current of the Figure 4: Solid-thick and dashed-thin lines: DC curves
example driver at fixed high and low output state and of Fig. 3; gray-line curves: samples of i(t) and v(t) wave-
Vdd - VDDQ; dashed-thin lines: DC output current for forms for a 50 Q transmission line load; straight gray lines:
different values of the power supply voltage Vdd; vertical load lines of the transmission line.
gray lines: power supply rails.
The inclusion of supply voltage effects in the static characteristics of (1), however, is not sufficient to obtain a model
for large supply voltage variations. Most of the error visible in Fig. 1, in fact, comes from timing effects due to the
supply voltage variations. In order to allow for timing variations, the dependence of the weighting functions WH(t)
and WL (t) on Vdd must be taken into account. In our model we identify the weighting function by combining functions
obtained for different values of Vdd (e.g., 70%, 100% and 130% of VDDQ). More details on the computation of the
weighting functions for constant supply voltages can be found in [2].
4 Numerical results
In this Section, the accuracy of different models based on equation (1) is assessed by comparing their responses to
the reference response obtained by the device-level model of the example buffer. In particular, the following models
are considered: the state-of-the art model of [2] used for the example of Fig. 1 (model #1 in the following), and the
models defined by (3) with a and 3 coefficients computed either by matching on power supply rails (model #2) or by
matching on the load lines of Fig. 4 (model #3). For both model #2 and model #3, the weighting functions WH and WL
of (1) are parameterized on Vdd as outlined in the previous Section. All the models have been implemented in SPICE.
The transient responses predicted by the models for a circuit composed of the example buffer sending the '0 10
sequence on an open-ended ideal transmission line (Z0 = 50 Q, Td = Ins) are shown in Fig. 5. In this test the supply
voltage of the buffer is kept constant at Vdd = 0.7VDDQ in order to highlight the ability of the models to yield accurate
results also for supply voltages far from the nominal value. From this comparison, it is clear that the models #2 and #3
provide better results and that model #3 proposed in this paper offer a remarkable high accuracy level in extreme
operating conditions as well.
A second test is defined by the same setup used for the example of Fig. 1. This setup is obtained by connecting the
example buffer to a real power delivery network and by using the buffer to drive a transmission line with a 50-bit long
pseudo-random binary sequence. The transmission line data are Zo = 50 Q and Td = 0.5 ns, and the power delivery
network is modeled by a lumped RL series connection (R - 0.2 Q, L = lOnH). The large value of the inductor L
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is chosen to cause the large fluctuations of the supply voltage Vdd shown in Fig. 1. The responses of model #1 and
model #3 are shown in Fig. 6 and confirm the accuracy of the proposed model for simulations involving large supply
voltage fluctuations.
15
t ns
Figure 5: Output port voltage response v(t) of the exam-
ple buffer that applies the ' 010 ' bit stream to an ideal
transmission line load while its supply pin is connected to
a 70%VDDQ battery (see text for details).
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Figure 6: Part of the output port voltage response v(t)
of the example buffer loaded by a distibuted interconnect
structure. The IC produces a peseudo-random bit stream
and its supply pin is connected to a realistic power distrib-
ution network (see text for details).
5 Conclusions
This paper addresses the generation of a macromodel of digital IC buffers that overcomes the limitations of the
existing models in accurately reproducing the device behavior for large variations of the power supply voltage. The
proposed model is applied to a commercial device and its performance is assessed by simulating stiff test cases. The
results confirm that the model can be effectively exploited for the assessment of signal integrity effects in a SiP design.
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